Lecture note Computer Organization - Part 3.1: The central processing unit
➤ Gửi thông báo lỗi ⚠️ Báo cáo tài liệu vi phạmNội dung chi tiết: Lecture note Computer Organization - Part 3.1: The central processing unit
Lecture note Computer Organization - Part 3.1: The central processing unit
Part ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing unithree examines the internal structure and function of the processor. The processor consists of registers, the arith- nietic and logic unit, the instruction execution unit, a control unit, and the intercon- nections among these components. Architectural issues, such as instruction set design and data Lecture note Computer Organization - Part 3.1: The central processing unittypes, are covered. The part also looks at organizational issues, such as pipelining.Chapter 9 Computer ArithmeticChapter 9 examines the functionalityLecture note Computer Organization - Part 3.1: The central processing unit
of the arithmetic and logic unit (ALU) and focuses on the representation of numbers and techniques for implementing arithmetic operations. ProcessorsPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing unit of numbers and then discusses arithmetic operations. The important IEEE 754 floating-point standard is examined in detail.Chapter 10 Instruction Sets: Characteristics andFunctions From a programmer’s point of view, the best way to understand the opcr- ation of a processor is to learn the machine in Lecture note Computer Organization - Part 3.1: The central processing unitstruction set thill it executes.The complex topic of instruction set design occupies Chapters 10 and II.Chapter It) focuses on the functional aspectsLecture note Computer Organization - Part 3.1: The central processing unit
of instruction set design. The chapter examines the types of functions that are specified by computer in- structions and then looks specifically at thPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing unitound in instruction sets. Then3(13the relationship of processor instructions to assembly language is briefly explained.Chapter 11Instruction Sets: Addressing Modes and FormatsWhereas Chapter 10 can be viewed as dealing with the semantics of instruction sets. Chapter 11 is more concerned with the syn Lecture note Computer Organization - Part 3.1: The central processing unittax of instruction sets. Specifically. Chapter 11 looks at the way in which memory addresses are specified and at the overall format of computer instrLecture note Computer Organization - Part 3.1: The central processing unit
uctions.Chapter 12Processor Structure and FunctionChapter 12 is devoted to a discussion of the internal structure and function of the processor. The cPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing unitf CPU structure and function. The overall organization (ALU. register file, control unit) is reviewed. Then the organization of the register file is discussed. The remainder of the chapter describes the functioning of the processor in executing machine instructions. The instruction cycle is examined Lecture note Computer Organization - Part 3.1: The central processing unit to show the function and interrelationship of fetch, indirect, execute, and interrupt cycles. Finally, the use of pipelining to improve performance iLecture note Computer Organization - Part 3.1: The central processing unit
s explored in depth.Chapter 13Reduced Instruction Set ComputersThe remainder of Part Three looks in more detail at the key trends in CPU design. ChaptPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing unitons in computer organization and architecture in recent years. RISC architecture is a dramatic departure from the histori- cal trend in processor architecture. An analysis of this approach brings into focus many of the important issues in computer organization and ar- chitecture. The chapter examine Lecture note Computer Organization - Part 3.1: The central processing units the motivation for the use of RISC de- sign and then looks at the details of RISC instruction set design and RISC CPU architecture and compares RISCLecture note Computer Organization - Part 3.1: The central processing unit
with the complex instruction set computer (CISC) approach.Chapter 14Instruction-Level Parallelism andSuperscalar ProcessorsChapter 14 examines an evePart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part Th Lecture note Computer Organization - Part 3.1: The central processing units especially well suited to a RISC architecture. The chapter also looks at the general issue of instruction-level parallelism.304Computer Arithmetic9.1 The Arithmetic and Logic Unit92Integer RepresentationSign-Magnitude RepresentationTwos Complement RepresentationConverting between Different Bit Len Lecture note Computer Organization - Part 3.1: The central processing unitgthsFixed-Point Representation93Integer ArithmeticNegationAddition and SubtractionMultiplicationDivision9.4 Floating-Point RepresentationPrinciplesPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part ThPart ThreeUp to this point, we have viewed the processor essentially as a “black box" and have considered its interaction with I/O and memory. Part ThGọi ngay
Chat zalo
Facebook